fdo-mirrors/mesa
1
0
Fork 0
mirror of https://gitlab.freedesktop.org/mesa/mesa.git synced 2026-04-24 18:00:48 +02:00
Code Issues Projects Releases Packages Wiki Activity Actions 3

nouveau: DPH and CMP for NV40 which doesn't do it natively.

Browse source
This commit is contained in:
Ben Skeggs 2007-01-23 16:25:25 +11:00
parent cf33bcf0b2
commit 60c28739aa
1 changed files with 24 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

24
src/mesa/drivers/dri/nouveau/nouveau_shader_0.c
View file

@ -594,6 +594,30 @@ pass0_emulate_instruction(nouveauShader *nvs,
ARITH(NVS_OP_MAX, dest, mask, sat,
src[0], nvsNegate(src[0]), nvr_unused);
break;
case OPCODE_CMP:
/*XXX: this will clobber CC0... */
ARITH (NVS_OP_MOV, dest, mask, sat,
src[2], nvr_unused, nvr_unused);
pass0_make_reg(nvs, &temp, NVS_FILE_TEMP, -1);
ARITHu(NVS_OP_MOV, temp, SMASK_ALL, 0,
src[0], nvr_unused, nvr_unused);
nvsinst->cond_update = 1;
nvsinst->cond_reg = 0;
ARITH (NVS_OP_MOV, dest, mask, sat,
src[1], nvr_unused, nvr_unused);
nvsinst->cond = COND_LT;
nvsinst->cond_reg = 0;
nvsinst->cond_test = 1;
break;
case OPCODE_DPH:
pass0_make_reg(nvs, &temp, NVS_FILE_TEMP, -1);
ARITHu(NVS_OP_DP3, temp, SMASK_X, 0,
src[0], src[1], nvr_unused);
ARITH (NVS_OP_ADD, dest, mask, sat,
nvsSwizzle(temp, X, X, X, X),
nvsSwizzle(src[1], W, W, W, W),
nvr_unused);
break;
case OPCODE_KIL:
/* This is only in ARB shaders, so we don't have to worry
* about clobbering a CC reg as they aren't supported anyway.