fdo-mirrors/mesa
1
0
Fork 0
mirror of https://gitlab.freedesktop.org/mesa/mesa.git synced 2026-05-05 05:18:08 +02:00
Code Issues Projects Releases Packages Wiki Activity Actions 2

intel/brw: Use REG_CLASS_COUNT

Browse source 
Fixes: 5d87f41a54 ("intel/fs/ra: Define REG_CLASS_COUNT constant specifying the number of register classes.")
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/30314>
This commit is contained in:
Matt Turner 2024-07-22 19:35:13 -04:00 • committed by Marge Bot
parent 2e70757dc0
commit 5e24c21625
2 changed files with 3 additions and 3 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

4
src/intel/compiler/brw_compiler.h
View file

@ -48,6 +48,8 @@ struct shader_info;
struct nir_shader_compiler_options;
typedef struct nir_shader nir_shader;
#define REG_CLASS_COUNT 20
struct brw_compiler {
const struct intel_device_info *devinfo;
@ -65,7 +67,7 @@ struct brw_compiler {
* Array of the ra classes for the unaligned contiguous register
* block sizes used, indexed by register size.
*/
struct ra_class *classes[16];
struct ra_class *classes[REG_CLASS_COUNT];
} fs_reg_set;
void (*shader_debug_log)(void *, unsigned *id, const char *str, ...) PRINTFLIKE(3, 4);

2
src/intel/compiler/brw_fs_reg_allocate.cpp
View file

@ -34,8 +34,6 @@
using namespace brw;
#define REG_CLASS_COUNT 20
static void
assign_reg(const struct intel_device_info *devinfo,
unsigned *reg_hw_locations, brw_reg *reg)