fdo-mirrors/mesa
1
0
Fork 0
mirror of https://gitlab.freedesktop.org/mesa/mesa.git synced 2026-05-08 09:08:10 +02:00
Code Issues Projects Releases Packages Wiki Activity Actions 1

radeonsi: print the number of shader outputs for shader-db

Browse source 
Reviewed-by: Qiang Yu <yuq825@gmail.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/19567>
This commit is contained in:
Marek Olšák 2022-11-07 02:12:51 -05:00 • committed by Marge Bot
parent e2b044fe3f
commit 57863e21f6
1 changed files with 31 additions and 3 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

34
src/gallium/drivers/radeonsi/si_shader.c
View file

@ -1096,17 +1096,45 @@ void si_shader_dump_stats_for_shader_db(struct si_screen *screen, struct si_shad
si_shader_dump_disassembly(screen, &shader->binary, shader->selector->stage,
shader->wave_size, debug, "main", NULL);
unsigned num_outputs = 0;
if (shader->selector->stage <= MESA_SHADER_GEOMETRY) {
/* This doesn't include pos exports because only param exports are interesting
* for performance and can be optimized.
*/
if (shader->gs_copy_shader)
num_outputs = shader->gs_copy_shader->info.nr_param_exports;
else if (shader->key.ge.as_es)
num_outputs = shader->selector->info.esgs_itemsize / 16;
else if (shader->key.ge.as_ls)
num_outputs = shader->selector->info.lshs_vertex_stride / 16;
else if (shader->selector->stage == MESA_SHADER_VERTEX ||
shader->selector->stage == MESA_SHADER_TESS_EVAL ||
shader->key.ge.as_ngg)
num_outputs = shader->info.nr_param_exports;
else if (shader->selector->stage == MESA_SHADER_TESS_CTRL)
num_outputs = util_last_bit64(shader->selector->info.outputs_written);
else
unreachable("invalid shader key");
} else if (shader->selector->stage == MESA_SHADER_FRAGMENT) {
num_outputs = util_bitcount(shader->selector->info.colors_written) +
(shader->selector->info.writes_z ||
shader->selector->info.writes_stencil ||
shader->selector->info.writes_samplemask);
}
util_debug_message(debug, SHADER_INFO,
"Shader Stats: SGPRS: %d VGPRS: %d Code Size: %d "
"LDS: %d Scratch: %d Max Waves: %d Spilled SGPRs: %d "
"Spilled VGPRs: %d PrivMem VGPRs: %d DivergentLoop: %d, InlineUniforms: %d, "
"ParamExports: %u, (%s, W%u)",
"Spilled VGPRs: %d PrivMem VGPRs: %d Outputs: %u PatchOutputs: %u DivergentLoop: %d "
"InlineUniforms: %d (%s, W%u)",
conf->num_sgprs, conf->num_vgprs, si_get_shader_binary_size(screen, shader),
conf->lds_size, conf->scratch_bytes_per_wave, shader->info.max_simd_waves,
conf->spilled_sgprs, conf->spilled_vgprs, shader->info.private_mem_vgprs,
num_outputs,
util_last_bit64(shader->selector->info.patch_outputs_written),
shader->selector->info.has_divergent_loop,
shader->selector->info.base.num_inlinable_uniforms,
shader->info.nr_param_exports,
stages[shader->selector->stage], shader->wave_size);
}