mirror of
https://gitlab.freedesktop.org/mesa/mesa.git
synced 2026-05-05 05:18:08 +02:00
965: remove dead code
This commit is contained in:
parent
0c2e87d565
commit
559750298a
2 changed files with 0 additions and 150 deletions
|
|
@ -42,7 +42,6 @@ DRIVER_SOURCES = \
|
|||
brw_vs.c \
|
||||
brw_vs_emit.c \
|
||||
brw_vs_state.c \
|
||||
brw_vtbl.c \
|
||||
brw_wm.c \
|
||||
brw_wm_iz.c \
|
||||
brw_wm_glsl.c \
|
||||
|
|
|
|||
|
|
@ -1,149 +0,0 @@
|
|||
/*
|
||||
Copyright (C) Intel Corp. 2006. All Rights Reserved.
|
||||
Intel funded Tungsten Graphics (http://www.tungstengraphics.com) to
|
||||
develop this 3D driver.
|
||||
|
||||
Permission is hereby granted, free of charge, to any person obtaining
|
||||
a copy of this software and associated documentation files (the
|
||||
"Software"), to deal in the Software without restriction, including
|
||||
without limitation the rights to use, copy, modify, merge, publish,
|
||||
distribute, sublicense, and/or sell copies of the Software, and to
|
||||
permit persons to whom the Software is furnished to do so, subject to
|
||||
the following conditions:
|
||||
|
||||
The above copyright notice and this permission notice (including the
|
||||
next paragraph) shall be included in all copies or substantial
|
||||
portions of the Software.
|
||||
|
||||
THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
|
||||
EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
|
||||
MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.
|
||||
IN NO EVENT SHALL THE COPYRIGHT OWNER(S) AND/OR ITS SUPPLIERS BE
|
||||
LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION
|
||||
OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION
|
||||
WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
|
||||
|
||||
**********************************************************************/
|
||||
/*
|
||||
* Authors:
|
||||
* Keith Whitwell <keith@tungstengraphics.com>
|
||||
*/
|
||||
|
||||
|
||||
|
||||
#include "brw_context.h"
|
||||
#include "brw_defines.h"
|
||||
#include "brw_state.h"
|
||||
|
||||
#include "brw_draw.h"
|
||||
#include "brw_state.h"
|
||||
#include "brw_vs.h"
|
||||
#include <stdarg.h>
|
||||
|
||||
#if 0
|
||||
/* called from intelDestroyContext()
|
||||
*/
|
||||
static void brw_destroy_context( struct intel_context *intel )
|
||||
{
|
||||
GLcontext *ctx = &intel->ctx;
|
||||
struct brw_context *brw = brw_context(&intel->ctx);
|
||||
|
||||
brw_destroy_metaops(brw);
|
||||
brw_destroy_state(brw);
|
||||
brw_draw_destroy( brw );
|
||||
|
||||
brw_ProgramCacheDestroy( ctx );
|
||||
brw_FrameBufferTexDestroy( brw );
|
||||
}
|
||||
|
||||
/* called from intelDrawBuffer()
|
||||
*/
|
||||
static void brw_set_draw_region( struct intel_context *intel,
|
||||
struct intel_region *draw_region,
|
||||
struct intel_region *depth_region)
|
||||
{
|
||||
struct brw_context *brw = brw_context(&intel->ctx);
|
||||
|
||||
intel_region_release(&brw->state.draw_region);
|
||||
intel_region_release(&brw->state.depth_region);
|
||||
intel_region_reference(&brw->state.draw_region, draw_region);
|
||||
intel_region_reference(&brw->state.depth_region, depth_region);
|
||||
}
|
||||
|
||||
|
||||
/* called from intelFlushBatchLocked
|
||||
*/
|
||||
static void brw_lost_hardware( struct intel_context *intel )
|
||||
{
|
||||
struct brw_context *brw = brw_context(&intel->ctx);
|
||||
|
||||
/* Note that we effectively lose the context after this.
|
||||
*
|
||||
* Setting this flag provokes a state buffer wrap and also flushes
|
||||
* the hardware caches.
|
||||
*/
|
||||
brw->state.dirty.brw |= BRW_NEW_CONTEXT;
|
||||
|
||||
/* Which means there shouldn't be any commands already queued:
|
||||
*/
|
||||
assert(intel->batch->ptr == intel->batch->map);
|
||||
|
||||
brw->state.dirty.mesa |= ~0;
|
||||
brw->state.dirty.brw |= ~0;
|
||||
brw->state.dirty.cache |= ~0;
|
||||
}
|
||||
|
||||
static void brw_note_fence( struct intel_context *intel,
|
||||
unsigned fence )
|
||||
{
|
||||
brw_context(&intel->ctx)->state.dirty.brw |= BRW_NEW_FENCE;
|
||||
}
|
||||
|
||||
static void brw_note_unlock( struct intel_context *intel )
|
||||
{
|
||||
struct brw_context *brw = brw_context(&intel->ctx);
|
||||
|
||||
brw_pool_check_wrap(brw, &brw->pool[BRW_GS_POOL]);
|
||||
brw_pool_check_wrap(brw, &brw->pool[BRW_SS_POOL]);
|
||||
|
||||
brw_context(&intel->ctx)->state.dirty.brw |= BRW_NEW_LOCK;
|
||||
}
|
||||
|
||||
|
||||
void brw_do_flush( struct brw_context *brw,
|
||||
unsigned flags )
|
||||
{
|
||||
struct brw_mi_flush flush;
|
||||
memset(&flush, 0, sizeof(flush));
|
||||
flush.opcode = CMD_MI_FLUSH;
|
||||
flush.flags = flags;
|
||||
BRW_BATCH_STRUCT(brw, &flush);
|
||||
}
|
||||
|
||||
|
||||
static void brw_emit_flush( struct intel_context *intel,
|
||||
unsigned unused )
|
||||
{
|
||||
brw_do_flush(brw_context(&intel->ctx),
|
||||
BRW_FLUSH_STATE_CACHE|BRW_FLUSH_READ_CACHE);
|
||||
}
|
||||
|
||||
|
||||
/* called from intelWaitForIdle() and intelFlush()
|
||||
*
|
||||
* For now, just flush everything. Could be smarter later.
|
||||
*/
|
||||
static unsigned brw_flush_cmd( void )
|
||||
{
|
||||
struct brw_mi_flush flush;
|
||||
flush.opcode = CMD_MI_FLUSH;
|
||||
flush.pad = 0;
|
||||
flush.flags = BRW_FLUSH_READ_CACHE | BRW_FLUSH_STATE_CACHE;
|
||||
return *(unsigned *)&flush;
|
||||
}
|
||||
|
||||
static void brw_invalidate_state( struct intel_context *intel, unsigned new_state )
|
||||
{
|
||||
/* nothing */
|
||||
}
|
||||
#endif
|
||||
Loading…
Add table
Reference in a new issue