fdo-mirrors/mesa
1
0
Fork 0
mirror of https://gitlab.freedesktop.org/mesa/mesa.git synced 2026-01-02 16:00:09 +01:00
Code Issues Projects Releases Packages Wiki Activity Actions 4

radeonsi: allow fast color clear and Hyper-Z with 1D-tiled surfaces on CIK

Browse source 
This depends on my kernel fix. Hyper-Z is still disabled by default.
This commit is contained in:
Marek Olšák 2014-03-22 17:36:15 +01:00
parent fb5cf3490e
commit 4d641803e8
1 changed files with 5 additions and 5 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

10
src/gallium/drivers/radeon/r600_texture.c
View file

@ -481,9 +481,9 @@ static unsigned si_texture_htile_alloc_size(struct r600_common_screen *rscreen,
unsigned slice_elements, slice_bytes, pipe_interleave_bytes, base_align;
unsigned num_pipes = rscreen->tiling_info.num_channels;
/* HTILE doesn't work with 1D tiling (there's massive corruption
* in glxgears). */
if (rtex->surface.level[0].mode != RADEON_SURF_MODE_2D)
/* HTILE is broken with 1D tiling on old kernels and CIK. */
if (rtex->surface.level[0].mode == RADEON_SURF_MODE_1D &&
rscreen->chip_class >= CIK && rscreen->info.drm_minor < 38)
return 0;
switch (num_pipes) {
@ -1255,9 +1255,9 @@ void evergreen_do_fast_color_clear(struct r600_common_context *rctx,
continue;
}
/* fast color clear with 1D tiling doesn't work on CIK */
/* fast color clear with 1D tiling doesn't work on old kernels and CIK */
if (tex->surface.level[0].mode == RADEON_SURF_MODE_1D &&
rctx->chip_class >= CIK) {
rctx->chip_class >= CIK && rctx->screen->info.drm_minor < 38) {
continue;
}