mirror of
https://gitlab.freedesktop.org/mesa/mesa.git
synced 2025-12-22 22:10:10 +01:00
iris: Lower load_base_workgroup_id to zero
Reviewed-by: Lionel Landwerlin <lionel.g.landwerlin@intel.com> Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/20068>
This commit is contained in:
parent
7d2e3f660c
commit
4abdecce22
1 changed files with 7 additions and 0 deletions
|
|
@ -509,6 +509,13 @@ iris_setup_uniforms(ASSERTED const struct intel_device_info *devinfo,
|
||||||
nir_ssa_def *offset;
|
nir_ssa_def *offset;
|
||||||
|
|
||||||
switch (intrin->intrinsic) {
|
switch (intrin->intrinsic) {
|
||||||
|
case nir_intrinsic_load_base_workgroup_id: {
|
||||||
|
/* GL doesn't have a concept of base workgroup */
|
||||||
|
b.cursor = nir_instr_remove(&intrin->instr);
|
||||||
|
nir_ssa_def_rewrite_uses(&intrin->dest.ssa,
|
||||||
|
nir_imm_zero(&b, 3, 32));
|
||||||
|
continue;
|
||||||
|
}
|
||||||
case nir_intrinsic_load_constant: {
|
case nir_intrinsic_load_constant: {
|
||||||
unsigned load_size = intrin->dest.ssa.num_components *
|
unsigned load_size = intrin->dest.ssa.num_components *
|
||||||
intrin->dest.ssa.bit_size / 8;
|
intrin->dest.ssa.bit_size / 8;
|
||||||
|
|
|
||||||
Loading…
Add table
Reference in a new issue