mirror of
https://gitlab.freedesktop.org/mesa/mesa.git
synced 2025-12-25 06:30:10 +01:00
i965/vec4: Take into account all instruction fields in CSE instructions_match().
Most of these fields affect the behaviour of the instruction, but apparently we currently don't CSE the kind of instructions for which these fields could make a difference in the VEC4 back-end. That's likely to change soon though when we start using send-from-GRF for texture sampling and surface access messages. Reviewed-by: Matt Turner <mattst88@gmail.com>
This commit is contained in:
parent
8013b8147a
commit
497d238ae7
1 changed files with 8 additions and 0 deletions
|
|
@ -114,8 +114,16 @@ instructions_match(vec4_instruction *a, vec4_instruction *b)
|
|||
{
|
||||
return a->opcode == b->opcode &&
|
||||
a->saturate == b->saturate &&
|
||||
a->predicate == b->predicate &&
|
||||
a->predicate_inverse == b->predicate_inverse &&
|
||||
a->conditional_mod == b->conditional_mod &&
|
||||
a->flag_subreg == b->flag_subreg &&
|
||||
a->dst.type == b->dst.type &&
|
||||
a->offset == b->offset &&
|
||||
a->mlen == b->mlen &&
|
||||
a->base_mrf == b->base_mrf &&
|
||||
a->header_size == b->header_size &&
|
||||
a->shadow_compare == b->shadow_compare &&
|
||||
a->dst.writemask == b->dst.writemask &&
|
||||
a->force_writemask_all == b->force_writemask_all &&
|
||||
a->regs_written == b->regs_written &&
|
||||
|
|
|
|||
Loading…
Add table
Reference in a new issue