fdo-mirrors/mesa
1
0
Fork 0
mirror of https://gitlab.freedesktop.org/mesa/mesa.git synced 2026-04-20 10:00:36 +02:00
Code Issues Projects Releases Packages Wiki Activity Actions 1

freedreno/regs: Fix a7xx SP_FS_PREFETCH definition

Browse source 
Signed-off-by: Danylo Piliaiev <dpiliaiev@igalia.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/23881>
This commit is contained in:
Danylo Piliaiev 2023-06-27 15:52:54 +02:00 • committed by Marge Bot
parent 6f3117fbce
commit 463db34258
1 changed files with 4 additions and 3 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

7
src/freedreno/registers/adreno/a6xx.xml
View file

@ -3588,13 +3588,14 @@ to upconvert to 32b float internally?
</array>
<array offset="0xa99f" name="SP_FS_PREFETCH" stride="1" length="4" variants="A7XX-">
<reg32 offset="0" name="CMD" variants="A7XX-">
<bitfield name="SAMP_DESC_ID" low="7" high="9" type="uint"/>
<bitfield name="TEX_DESC_ID" low="10" high="12" type="uint"/>
<bitfield name="SRC" low="0" high="6" type="uint"/>
<bitfield name="SAMP_ID" low="7" high="9" type="uint"/>
<bitfield name="TEX_ID" low="10" high="12" type="uint"/>
<bitfield name="DST" low="13" high="18" type="a3xx_regid"/>
<bitfield name="WRMASK" low="19" high="22" type="hex"/>
<bitfield name="HALF" pos="23" type="boolean"/>
<bitfield name="BINDLESS" pos="25" type="boolean"/>
<bitfield name="OPCODE" low="26" high="29"/> <!-- Same as CMD ? -->
<bitfield name="CMD" low="26" high="29" type="a6xx_tex_prefetch_cmd"/>
</reg32>
</array>
<array offset="0xa9a3" name="SP_FS_BINDLESS_PREFETCH" stride="1" length="4">