fdo-mirrors/mesa
1
0
Fork 0
mirror of https://gitlab.freedesktop.org/mesa/mesa.git synced 2025-12-26 02:00:12 +01:00
Code Issues Projects Releases Packages Wiki Activity Actions 1

anv: add an anv_pipe_bits bit to allow invalidating the TLB

Browse source 
Reviewed-by: Lionel Landwerlin <lionel.g.landwerlin@intel.com>
Reviewed-by: José Roberto de Souza <jose.souza@intel.com>
Signed-off-by: Paulo Zanoni <paulo.r.zanoni@intel.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/27928>
This commit is contained in:
Paulo Zanoni 2024-02-28 11:13:34 -08:00 • committed by Marge Bot
parent 52ced4008c
commit 3e5dfd668d
2 changed files with 4 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
src/intel/vulkan/anv_private.h
View file

@ -3101,6 +3101,8 @@ enum anv_pipe_bits {
*/
ANV_PIPE_CCS_CACHE_FLUSH_BIT = (1 << 17),
ANV_PIPE_TLB_INVALIDATE_BIT = (1 << 18),
ANV_PIPE_CS_STALL_BIT = (1 << 20),
ANV_PIPE_END_OF_PIPE_SYNC_BIT = (1 << 21),

2
src/intel/vulkan/genX_cmd_buffer.c
View file

@ -2543,6 +2543,8 @@ genX(batch_emit_pipe_control_write)(struct anv_batch *batch,
pipe.DepthStallEnable = bits & ANV_PIPE_DEPTH_STALL_BIT;
pipe.TLBInvalidate = bits & ANV_PIPE_TLB_INVALIDATE_BIT;
#if GFX_VERx10 >= 125
pipe.PSSStallSyncEnable = bits & ANV_PIPE_PSS_STALL_SYNC_BIT;
#endif