fdo-mirrors/mesa
1
0
Fork 0
mirror of https://gitlab.freedesktop.org/mesa/mesa.git synced 2025-12-25 17:20:10 +01:00
Code Issues Projects Releases Packages Wiki Activity Actions

radv/llvm: fix packed VS inputs on GFX6/GFX10+

Browse source 
Signed-off-by: Rhys Perry <pendingchaos02@gmail.com>
Reviewed-by: Samuel Pitoiset <samuel.pitoiset@gmail.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/18225>
This commit is contained in:
Rhys Perry 2022-08-04 20:44:47 +01:00 • committed by Marge Bot
parent 3260844448
commit 3c63ef0c98
2 changed files with 1 additions and 41 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

38
src/amd/ci/radv-navi21-llvm-fails.txt
View file

@ -7,44 +7,6 @@ dEQP-VK.rasterization.rasterization_order_attachment_access.stencil.samples_8.mu
dEQP-VK.graphicsfuzz.cov-fold-shift-gte32,Fail
dEQP-VK.graphicsfuzz.cov-tail-duplicator-for-for-for,Fail
dEQP-VK.pipeline.monolithic.vertex_input.single_attribute.ivec4.as_a2r10g10b10_sint_pack32_rate_instance,Fail
dEQP-VK.pipeline.monolithic.vertex_input.single_attribute.ivec4.as_a2r10g10b10_sint_pack32_rate_vertex,Fail
dEQP-VK.pipeline.monolithic.vertex_input.single_attribute.mat3.as_b10g11r11_ufloat_pack32_rate_instance,Fail
dEQP-VK.pipeline.monolithic.vertex_input.single_attribute.mat3.as_b10g11r11_ufloat_pack32_rate_vertex,Fail
dEQP-VK.pipeline.monolithic.vertex_input.single_attribute.mat4.as_a2b10g10r10_snorm_pack32_rate_instance,Fail
dEQP-VK.pipeline.monolithic.vertex_input.single_attribute.mat4.as_a2b10g10r10_snorm_pack32_rate_vertex,Fail
dEQP-VK.pipeline.monolithic.vertex_input.single_attribute.mat4.as_a2b10g10r10_unorm_pack32_rate_instance,Fail
dEQP-VK.pipeline.monolithic.vertex_input.single_attribute.mat4.as_a2b10g10r10_unorm_pack32_rate_vertex,Fail
dEQP-VK.pipeline.monolithic.vertex_input.single_attribute.mat4.as_a2r10g10b10_snorm_pack32_rate_instance,Fail
dEQP-VK.pipeline.monolithic.vertex_input.single_attribute.mat4.as_a2r10g10b10_snorm_pack32_rate_vertex,Fail
dEQP-VK.pipeline.monolithic.vertex_input.single_attribute.mat4.as_a2r10g10b10_sscaled_pack32_rate_instance,Fail
dEQP-VK.pipeline.monolithic.vertex_input.single_attribute.mat4.as_a2r10g10b10_sscaled_pack32_rate_vertex,Fail
dEQP-VK.pipeline.monolithic.vertex_input.single_attribute.mat4.as_a2r10g10b10_unorm_pack32_rate_instance,Fail
dEQP-VK.pipeline.monolithic.vertex_input.single_attribute.mat4.as_a2r10g10b10_unorm_pack32_rate_vertex,Fail
dEQP-VK.pipeline.monolithic.vertex_input.single_attribute.mat4.as_a2r10g10b10_uscaled_pack32_rate_instance,Fail
dEQP-VK.pipeline.monolithic.vertex_input.single_attribute.mat4.as_a2r10g10b10_uscaled_pack32_rate_vertex,Fail
dEQP-VK.pipeline.monolithic.vertex_input.single_attribute.uvec4.as_a2r10g10b10_uint_pack32_rate_instance,Fail
dEQP-VK.pipeline.monolithic.vertex_input.single_attribute.uvec4.as_a2r10g10b10_uint_pack32_rate_vertex,Fail
dEQP-VK.pipeline.monolithic.vertex_input.single_attribute.vec3.as_b10g11r11_ufloat_pack32_rate_instance,Fail
dEQP-VK.pipeline.monolithic.vertex_input.single_attribute.vec3.as_b10g11r11_ufloat_pack32_rate_vertex,Fail
dEQP-VK.pipeline.monolithic.vertex_input.single_attribute.vec4.as_a2b10g10r10_snorm_pack32_rate_instance,Fail
dEQP-VK.pipeline.monolithic.vertex_input.single_attribute.vec4.as_a2b10g10r10_snorm_pack32_rate_vertex,Fail
dEQP-VK.pipeline.monolithic.vertex_input.single_attribute.vec4.as_a2b10g10r10_unorm_pack32_rate_instance,Fail
dEQP-VK.pipeline.monolithic.vertex_input.single_attribute.vec4.as_a2b10g10r10_unorm_pack32_rate_vertex,Fail
dEQP-VK.pipeline.monolithic.vertex_input.single_attribute.vec4.as_a2r10g10b10_snorm_pack32_rate_instance,Fail
dEQP-VK.pipeline.monolithic.vertex_input.single_attribute.vec4.as_a2r10g10b10_snorm_pack32_rate_vertex,Fail
dEQP-VK.pipeline.monolithic.vertex_input.single_attribute.vec4.as_a2r10g10b10_sscaled_pack32_rate_instance,Fail
dEQP-VK.pipeline.monolithic.vertex_input.single_attribute.vec4.as_a2r10g10b10_sscaled_pack32_rate_vertex,Fail
dEQP-VK.pipeline.monolithic.vertex_input.single_attribute.vec4.as_a2r10g10b10_unorm_pack32_rate_instance,Fail
dEQP-VK.pipeline.monolithic.vertex_input.single_attribute.vec4.as_a2r10g10b10_unorm_pack32_rate_vertex,Fail
dEQP-VK.pipeline.monolithic.vertex_input.single_attribute.vec4.as_a2r10g10b10_uscaled_pack32_rate_instance,Fail
dEQP-VK.pipeline.monolithic.vertex_input.single_attribute.vec4.as_a2r10g10b10_uscaled_pack32_rate_vertex,Fail
dEQP-VK.robustness.vertex_access.a2b10g10r10_unorm_pack32.draw.instance_out_of_bounds,Fail
dEQP-VK.robustness.vertex_access.a2b10g10r10_unorm_pack32.draw.vertex_incomplete,Fail
dEQP-VK.robustness.vertex_access.a2b10g10r10_unorm_pack32.draw.vertex_out_of_bounds,Fail
dEQP-VK.robustness.vertex_access.a2b10g10r10_unorm_pack32.draw_indexed.indices_out_of_bounds,Fail
dEQP-VK.robustness.vertex_access.a2b10g10r10_unorm_pack32.draw_indexed.last_index_out_of_bounds,Fail
dEQP-VK.robustness.vertex_access.a2b10g10r10_unorm_pack32.draw_indexed.triangle_out_of_bounds,Fail
dEQP-VK.spirv_assembly.instruction.compute.16bit_storage.uniform_16_to_32_chainaccess.uniform_0_1_0_1_float,Fail
dEQP-VK.spirv_assembly.instruction.compute.16bit_storage.uniform_16_to_32_chainaccess.uniform_0_1_1_1_float,Fail
dEQP-VK.spirv_assembly.instruction.compute.16bit_storage.uniform_16_to_32_chainaccess.uniform_0_1_2_1_float,Fail

4
src/amd/vulkan/radv_nir_to_llvm.c
View file

@ -444,12 +444,10 @@ load_vs_input(struct radv_shader_context *ctx, unsigned driver_location, LLVMTyp
* dynamic) is unaligned and also if the VBO offset is aligned to a scalar (eg. stride is 8 and
* VBO offset is 2 for R16G16B16A16_SNORM).
*/
if (ctx->ac.gfx_level == GFX6 || ctx->ac.gfx_level >= GFX10) {
if ((ctx->ac.gfx_level == GFX6 || ctx->ac.gfx_level >= GFX10) && vtx_info->chan_byte_size) {
unsigned chan_format = vtx_info->chan_format;
LLVMValueRef values[4];
assert(ctx->ac.gfx_level == GFX6 || ctx->ac.gfx_level >= GFX10);
for (unsigned chan = 0; chan < num_channels; chan++) {
unsigned chan_offset = attrib_offset + chan * vtx_info->chan_byte_size;
LLVMValueRef chan_index = buffer_index;