fdo-mirrors/mesa
1
0
Fork 0
mirror of https://gitlab.freedesktop.org/mesa/mesa.git synced 2025-12-27 01:50:10 +01:00
Code Issues Projects Releases Packages Wiki Activity Actions 1

nir/spirv: Add support for bitfield operations

Browse source
This commit is contained in:
Jason Ekstrand 2016-01-04 17:32:33 -08:00
parent 01ba96e059
commit 3a3c4aecf1
1 changed files with 11 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

11
src/glsl/nir/spirv/spirv_to_nir.c
View file

@ -2729,6 +2729,12 @@ vtn_handle_alu(struct vtn_builder *b, SpvOp opcode,
case SpvOpSelect: op = nir_op_bcsel; break;
case SpvOpIEqual: op = nir_op_ieq; break;
case SpvOpBitFieldInsert: op = nir_op_bitfield_insert; break;
case SpvOpBitFieldSExtract: op = nir_op_ibitfield_extract; break;
case SpvOpBitFieldUExtract: op = nir_op_ubitfield_extract; break;
case SpvOpBitReverse: op = nir_op_bitfield_reverse; break;
case SpvOpBitCount: op = nir_op_bit_count; break;
/* Comparisons: (TODO: How do we want to handled ordered/unordered?) */
case SpvOpFOrdEqual: op = nir_op_feq; break;
case SpvOpFUnordEqual: op = nir_op_feq; break;
@ -3672,6 +3678,11 @@ vtn_handle_body_instruction(struct vtn_builder *b, SpvOp opcode,
case SpvOpDPdxCoarse:
case SpvOpDPdyCoarse:
case SpvOpFwidthCoarse:
case SpvOpBitFieldInsert:
case SpvOpBitFieldSExtract:
case SpvOpBitFieldUExtract:
case SpvOpBitReverse:
case SpvOpBitCount:
vtn_handle_alu(b, opcode, w, count);
break;