fdo-mirrors/mesa
1
0
Fork 0
mirror of https://gitlab.freedesktop.org/mesa/mesa.git synced 2026-05-06 13:48:06 +02:00
Code Issues Projects Releases Packages Wiki Activity Actions 1

anv: Always have a valid Resource barrier::Wait stage set

Browse source 
Simulator hangs if a resource barrier has wait stage = None, HW seens
to don't care but something bad could be happning internaly.
So here making sure Wait stage is set to TOP when it is None.

Simulator hangs if a resource barrier has wait stage = None.
The HW seems to ignore it, but something bad could be happening internally.
So here I'm making sure the wait stage is set to TOP when it is None.

Reviewed-by: Tapani Pälli <tapani.palli@intel.com>
Signed-off-by: José Roberto de Souza <jose.souza@intel.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/40516>
This commit is contained in:
José Roberto de Souza 2026-03-19 07:11:26 -07:00 • committed by Marge Bot
parent 2e2d0f623e
commit 347e82c718
1 changed files with 3 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

3
src/intel/vulkan/genX_cmd_buffer.c
View file

@ -1978,6 +1978,9 @@ emit_resource_barrier(struct anv_batch *batch,
}
#endif
if (wait_stages == RESOURCE_BARRIER_STAGE_NONE)
wait_stages = RESOURCE_BARRIER_STAGE_TOP;
if (bits & ANV_PIPE_RT_BTI_CHANGE) {
/* We used to deal with RT BTI changes with a PIPE_CONTROL with the
* following flags: