mirror of
https://gitlab.freedesktop.org/mesa/mesa.git
synced 2026-05-01 12:28:07 +02:00
radv/amdgpu: allow to execute external IBs on the compute queue
IB2 isn't supported on ACE, so external IBs should be submitted as IB1. Signed-off-by: Samuel Pitoiset <samuel.pitoiset@gmail.com> Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/24207>
This commit is contained in:
parent
e3fae01730
commit
33f584f033
1 changed files with 1 additions and 3 deletions
|
|
@ -746,9 +746,7 @@ radv_amdgpu_cs_execute_ib(struct radeon_cmdbuf *_cs, struct radeon_winsys_bo *bo
|
|||
if (cs->status != VK_SUCCESS)
|
||||
return;
|
||||
|
||||
assert(cs->hw_ip == AMD_IP_GFX);
|
||||
|
||||
if (cs->use_ib) {
|
||||
if (cs->hw_ip == AMD_IP_GFX && cs->use_ib) {
|
||||
radeon_emit(&cs->base, PKT3(PKT3_INDIRECT_BUFFER, 2, 0));
|
||||
radeon_emit(&cs->base, va);
|
||||
radeon_emit(&cs->base, va >> 32);
|
||||
|
|
|
|||
Loading…
Add table
Reference in a new issue