fdo-mirrors/mesa
1
0
Fork 0
mirror of https://gitlab.freedesktop.org/mesa/mesa.git synced 2026-05-04 22:49:13 +02:00
Code Issues Projects Releases Packages Wiki Activity Actions 2

r600: reduce number of cache flushes

Browse source 
We don't need to flush so often. Next step
would be to move the flushing to the drm and only
flush after each command buffer rather than each
draw.
This commit is contained in:
Alex Deucher 2010-02-04 10:45:13 -05:00
parent f769ab0fa6
commit 339d42b4e6
2 changed files with 3 additions and 3 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

1
src/mesa/drivers/dri/r600/r600_blit.c
View file

@ -1652,6 +1652,7 @@ unsigned r600_blit(GLcontext *ctx,
CB_ACTION_ENA_bit | (1 << (id + 6)));
/* 5 */
/* XXX drm should handle this in fence submit */
r700WaitForIdleClean(context);
radeonFlush(ctx);

5
src/mesa/drivers/dri/r600/r700_render.c
View file

@ -115,8 +115,6 @@ void r700Start3D(context_t *context)
END_BATCH();
COMMIT_BATCH();
r700WaitForIdleClean(context);
}
GLboolean r700SyncSurf(context_t *context,
@ -421,7 +419,7 @@ static void r700RunRenderPrimitiveImmediate(GLcontext * ctx, int start, int end,
}
/* start 3d, idle, cb/db flush */
#define PRE_EMIT_STATE_BUFSZ 10 + 5 + 18
#define PRE_EMIT_STATE_BUFSZ 5 + 5 + 18
static GLuint r700PredictRenderSize(GLcontext* ctx,
const struct _mesa_prim *prim,
@ -934,6 +932,7 @@ static GLboolean r700TryDrawPrims(GLcontext *ctx,
radeon_debug_remove_indent();
/* Flush render op cached for last several quads. */
/* XXX drm should handle this in fence submit */
r700WaitForIdleClean(context);
rrb = radeon_get_colorbuffer(&context->radeon);