From 331238e44e473aaa9f4658cb30a9f6d88237fffa Mon Sep 17 00:00:00 2001
From: =?UTF-8?q?Tapani=20P=C3=A4lli?= <tapani.palli@intel.com>
Date: Thu, 5 Feb 2026 10:12:37 +0200
Subject: [PATCH] iris: set DisableAnyMCTRresponsefix to zero on init
MIME-Version: 1.0
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 8bit

This is to make sure early culling related Wa_16020518922 is enabled
properly.

Cc: mesa-stable
Signed-off-by: Tapani Pälli <tapani.palli@intel.com>
Reviewed-by: Lionel Landwerlin <lionel.g.landwerlin@intel.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/39712>
---
 src/gallium/drivers/iris/iris_state.c | 11 +++++++++++
 1 file changed, 11 insertions(+)

diff --git a/src/gallium/drivers/iris/iris_state.c b/src/gallium/drivers/iris/iris_state.c
index 8b539aefdd9..d3dd0bb7d76 100644
--- a/src/gallium/drivers/iris/iris_state.c
+++ b/src/gallium/drivers/iris/iris_state.c
@@ -1414,6 +1414,17 @@ iris_init_render_context(struct iris_batch *batch)
    };
 #endif
 
+#if GFX_VERx10 >= 300
+/* Set value explicitly on init to override possible wrong setting. This bit
+ * default changed from Xe2 to Xe3 and is required to be zero for
+ * Wa_16020518922 as mentioned in bspec 55893.
+ */
+   iris_emit_reg(batch, GENX(CHICKEN_RASTER_2), reg) {
+      reg.DisableAnyMCTRresponsefix = false;
+      reg.DisableAnyMCTRresponsefixMask = true;
+   };
+#endif
+
 #if GFX_VERx10 >= 125
    iris_emit_cmd(batch, GENX(3DSTATE_3D_MODE), p) {
       if (devinfo->verx10 > 125 ||