fdo-mirrors/mesa
1
0
Fork 0
mirror of https://gitlab.freedesktop.org/mesa/mesa.git synced 2025-12-27 01:50:10 +01:00
Code Issues Projects Releases Packages Wiki Activity Actions 1

r600/sfn: Fix Ring output swizzle masks

Browse source 
Signed-off-by: Gert Wollny <gert.wollny@collabora.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/5963>
This commit is contained in:
Gert Wollny 2020-07-05 16:54:10 +02:00 • committed by Marge Bot
parent c18b1c6df5
commit 2779aa360e
1 changed files with 2 additions and 2 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

4
src/gallium/drivers/r600/sfn/sfn_vertexstageexport.cpp
View file

@ -199,7 +199,7 @@ bool VertexStageExportForFS::emit_varying_param(const nir_variable *out_var, nir
m_proc.sh_info().output[out_var->data.driver_location].write_mask = write_mask;
GPRVector value = m_proc.vec_from_nir_with_fetch_constant(instr->src[1], write_mask, swizzle);
GPRVector value = m_proc.vec_from_nir_with_fetch_constant(instr->src[1], write_mask, swizzle, true);
m_proc.sh_info().output[out_var->data.driver_location].gpr = value.sel();
/* This should use the registers!! */
@ -417,7 +417,7 @@ bool VertexStageExportForGS::store_deref(const nir_variable *out_var, nir_intrin
uint32_t write_mask = (1 << instr->num_components) - 1;
GPRVector value = m_proc.vec_from_nir_with_fetch_constant(instr->src[1], write_mask,
swizzle_from_comps(instr->num_components));
swizzle_from_comps(instr->num_components), true);
auto ir = new MemRingOutIntruction(cf_mem_ring, mem_write, value,
ring_offset >> 2, 4, PValue());