mirror of
https://gitlab.freedesktop.org/mesa/mesa.git
synced 2026-05-07 13:38:06 +02:00
iris: Add missing untyped data port flush on PIPELINE_SELECT
This is needed when switching away from GPGPU mode. See the previous commit for anv. This is not likely to make a practical difference for iris because it never switches back and forth between modes like anv. Fixes:172e0b0ebf("iris: Update PIPELINE_CONTROL flush when switching pipeline mode in TGL+") Reviewed-by: Lionel Landwerlin <lionel.g.landwerlin@intel.com> Reviewed-by: José Roberto de Souza <jose.souza@intel.com> Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/20774> (cherry picked from commitbd8e8d204d)
This commit is contained in:
parent
09480330d6
commit
233f61ccdd
2 changed files with 3 additions and 1 deletions
|
|
@ -778,7 +778,7 @@
|
|||
"description": "iris: Add missing untyped data port flush on PIPELINE_SELECT",
|
||||
"nominated": true,
|
||||
"nomination_type": 1,
|
||||
"resolution": 0,
|
||||
"resolution": 1,
|
||||
"main_sha": null,
|
||||
"because_sha": "172e0b0ebffa02fa86aa6a1915979fb4de9460bb"
|
||||
},
|
||||
|
|
|
|||
|
|
@ -657,6 +657,8 @@ emit_pipeline_select(struct iris_batch *batch, uint32_t pipeline)
|
|||
if (pipeline == GPGPU) {
|
||||
flags |= PIPE_CONTROL_RENDER_TARGET_FLUSH |
|
||||
PIPE_CONTROL_DEPTH_CACHE_FLUSH;
|
||||
} else {
|
||||
flags |= PIPE_CONTROL_UNTYPED_DATAPORT_CACHE_FLUSH;
|
||||
}
|
||||
iris_emit_pipe_control_flush(batch, "PIPELINE_SELECT flush", flags);
|
||||
#else
|
||||
|
|
|
|||
Loading…
Add table
Reference in a new issue