fdo-mirrors/mesa
1
0
Fork 0
mirror of https://gitlab.freedesktop.org/mesa/mesa.git synced 2025-12-23 02:30:12 +01:00
Code Issues Projects Releases Packages Wiki Activity Actions 1

nak: Implement quad ops

Browse source 
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/26264>
This commit is contained in:
Faith Ekstrand 2023-11-17 17:26:11 -06:00 • committed by Marge Bot
parent cca40086c6
commit 1bc865ca8a
1 changed files with 31 additions and 8 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

39
src/nouveau/compiler/nak_from_nir.rs
View file

@ -1848,7 +1848,8 @@ impl<'a> ShaderFromNir<'a> {
}); });
} }
} }
nir_intrinsic_read_invocation nir_intrinsic_quad_broadcast
| nir_intrinsic_read_invocation
| nir_intrinsic_shuffle | nir_intrinsic_shuffle
| nir_intrinsic_shuffle_down | nir_intrinsic_shuffle_down
| nir_intrinsic_shuffle_up | nir_intrinsic_shuffle_up
@ -1868,22 +1869,44 @@ impl<'a> ShaderFromNir<'a> {
in_bounds: Dst::None, in_bounds: Dst::None,
src: data, src: data,
lane: idx, lane: idx,
c: if intrin.intrinsic == nir_intrinsic_shuffle_up { c: match intrin.intrinsic {
0.into() nir_intrinsic_quad_broadcast => 0x1c_03.into(),
} else { nir_intrinsic_shuffle_up => 0.into(),
0x1f.into() _ => 0x1f.into(),
}, },
op: match intrin.intrinsic { op: match intrin.intrinsic {
nir_intrinsic_read_invocation
| nir_intrinsic_shuffle => ShflOp::Idx,
nir_intrinsic_shuffle_down => ShflOp::Down, nir_intrinsic_shuffle_down => ShflOp::Down,
nir_intrinsic_shuffle_up => ShflOp::Up, nir_intrinsic_shuffle_up => ShflOp::Up,
nir_intrinsic_shuffle_xor => ShflOp::Bfly, nir_intrinsic_shuffle_xor => ShflOp::Bfly,
op => panic!("Unknown shuffle intrinsic {}", op), _ => ShflOp::Idx,
}, },
}); });
self.set_dst(&intrin.def, dst); self.set_dst(&intrin.def, dst);
} }
nir_intrinsic_quad_swap_horizontal
| nir_intrinsic_quad_swap_vertical
| nir_intrinsic_quad_swap_diagonal => {
assert!(srcs[0].bit_size() == 32);
assert!(srcs[0].num_components() == 1);
let data = self.get_src(&srcs[0]);
assert!(intrin.def.bit_size() == 32);
let dst = b.alloc_ssa(RegFile::GPR, 1);
b.push_op(OpShfl {
dst: dst.into(),
in_bounds: Dst::None,
src: data,
lane: match intrin.intrinsic {
nir_intrinsic_quad_swap_horizontal => 1_u32.into(),
nir_intrinsic_quad_swap_vertical => 2_u32.into(),
nir_intrinsic_quad_swap_diagonal => 3_u32.into(),
op => panic!("Unknown quad intrinsic {}", op),
},
c: 0x1c_03.into(),
op: ShflOp::Bfly,
});
self.set_dst(&intrin.def, dst);
}
nir_intrinsic_shared_atomic => { nir_intrinsic_shared_atomic => {
let bit_size = intrin.def.bit_size(); let bit_size = intrin.def.bit_size();
let (addr, offset) = self.get_io_addr_offset(&srcs[0], 24); let (addr, offset) = self.get_io_addr_offset(&srcs[0], 24);