fdo-mirrors/mesa
1
0
Fork 0
mirror of https://gitlab.freedesktop.org/mesa/mesa.git synced 2025-12-24 17:30:12 +01:00
Code Issues Projects Releases Packages Wiki Activity Actions 1

mesa/st: Expose compute shaders when NIR support is advertised.

Browse source 
We have a NIR path, and V3D doesn't have TGSI input for compute (only what
TTN can handle for the various gallium-internal shaders).

Reviewed-by: Kenneth Graunke <kenneth@whitecape.org>
Reviewed-by: Jordan Justen <jordan.l.justen@intel.com>
This commit is contained in:
Eric Anholt 2018-12-05 16:08:12 -08:00
parent b3f2b03ece
commit 19ffcba161
2 changed files with 14 additions and 8 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

3
src/gallium/auxiliary/cso_cache/cso_context.c
View file

@ -329,7 +329,8 @@ cso_create_context(struct pipe_context *pipe, unsigned u_vbuf_flags)
int supported_irs =
pipe->screen->get_shader_param(pipe->screen, PIPE_SHADER_COMPUTE,
PIPE_SHADER_CAP_SUPPORTED_IRS);
if (supported_irs & (1 << PIPE_SHADER_IR_TGSI)) {
if (supported_irs & ((1 << PIPE_SHADER_IR_TGSI) |
(1 << PIPE_SHADER_IR_NIR))) {
ctx->has_compute_shader = TRUE;
}
}

19
src/mesa/state_tracker/st_extensions.c
View file

@ -183,7 +183,8 @@ void st_init_limits(struct pipe_screen *screen,
continue;
supported_irs =
screen->get_shader_param(screen, sh, PIPE_SHADER_CAP_SUPPORTED_IRS);
if (!(supported_irs & (1 << PIPE_SHADER_IR_TGSI)))
if (!(supported_irs & ((1 << PIPE_SHADER_IR_TGSI) |
(1 << PIPE_SHADER_IR_NIR))))
continue;
}
@ -1416,18 +1417,22 @@ void st_init_extensions(struct pipe_screen *screen,
int compute_supported_irs =
screen->get_shader_param(screen, PIPE_SHADER_COMPUTE,
PIPE_SHADER_CAP_SUPPORTED_IRS);
if (compute_supported_irs & (1 << PIPE_SHADER_IR_TGSI)) {
if (compute_supported_irs & ((1 << PIPE_SHADER_IR_TGSI) |
(1 << PIPE_SHADER_IR_NIR))) {
enum pipe_shader_ir ir =
(compute_supported_irs & PIPE_SHADER_IR_NIR) ?
PIPE_SHADER_IR_NIR : PIPE_SHADER_IR_TGSI;
uint64_t grid_size[3], block_size[3];
uint64_t max_local_size, max_threads_per_block;
screen->get_compute_param(screen, PIPE_SHADER_IR_TGSI,
screen->get_compute_param(screen, ir,
PIPE_COMPUTE_CAP_MAX_GRID_SIZE, grid_size);
screen->get_compute_param(screen, PIPE_SHADER_IR_TGSI,
screen->get_compute_param(screen, ir,
PIPE_COMPUTE_CAP_MAX_BLOCK_SIZE, block_size);
screen->get_compute_param(screen, PIPE_SHADER_IR_TGSI,
screen->get_compute_param(screen, ir,
PIPE_COMPUTE_CAP_MAX_THREADS_PER_BLOCK,
&max_threads_per_block);
screen->get_compute_param(screen, PIPE_SHADER_IR_TGSI,
screen->get_compute_param(screen, ir,
PIPE_COMPUTE_CAP_MAX_LOCAL_SIZE,
&max_local_size);
@ -1446,7 +1451,7 @@ void st_init_extensions(struct pipe_screen *screen,
if (extensions->ARB_compute_shader) {
uint64_t max_variable_threads_per_block = 0;
screen->get_compute_param(screen, PIPE_SHADER_IR_TGSI,
screen->get_compute_param(screen, ir,
PIPE_COMPUTE_CAP_MAX_VARIABLE_THREADS_PER_BLOCK,
&max_variable_threads_per_block);