fdo-mirrors/mesa
1
0
Fork 0
mirror of https://gitlab.freedesktop.org/mesa/mesa.git synced 2025-12-30 12:10:09 +01:00
Code Issues Projects Releases Packages Wiki Activity Actions 1

anv: Implement Wa_14019857787

Browse source 
Reviewed-by: Lionel Landwerlin <lionel.g.landwerlin@intel.com>
Signed-off-by: José Roberto de Souza <jose.souza@intel.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/29619>
This commit is contained in:
José Roberto de Souza 2023-08-18 10:15:40 -07:00 • committed by Marge Bot
parent 2fc79af07f
commit 19a8abde5f
2 changed files with 10 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

6
src/intel/genxml/gen20.xml
View file

@ -335,11 +335,17 @@
<field name="Subslice Hashing Table Enable" start="37" end="37" type="bool" />
<field name="Slice Hashing Table Enable" start="38" end="38" type="bool" />
<field name="DX10 OGL Border Mode for YCRCB" start="42" end="42" type="bool" />
<field name="Enable OOO reads in RCPB" start="43" end="43" type="bool" />
<field name="Cross Slice Hashing Mode Mask" start="48" end="49" type="int" />
<field name="3D Scoreboard Hashing Mode Mask" start="52" end="52" type="bool" />
<field name="Subslice Hashing Table Enable Mask" start="53" end="53" type="bool" />
<field name="Slice Hashing Table Enable Mask" start="54" end="54" type="bool" />
<field name="DX10 OGL Border Mode for YCRCB Mask" start="58" end="58" type="bool" />
<field name="Enable OOO reads in RCPB Mask" start="59" end="59" type="bool" />
<field name="AMFS MOCS" start="64" end="70" type="uint" />
<field name="State Cache redirect to CS section enable" start="73" end="73" type="bool" />
<field name="AMFS MOCS Mask" start="80" end="86" type="uint" />
<field name="State Cache redirect to CS section enable Mask" start="89" end="89" type="bool" />
<field name="RCC RHWO Optimization Disable" start="111" end="111" type="bool" />
<field name="RCC RHWO Optimization Disable Mask" start="127" end="127" type="bool" />
</instruction>

4
src/intel/vulkan/genX_init_state.c
View file

@ -646,6 +646,10 @@ init_render_queue_state(struct anv_queue *queue, bool is_companion_rcs_batch)
anv_batch_emit(batch, GENX(3DSTATE_3D_MODE), p) {
p.DX10OGLBorderModeforYCRCB = true;
p.DX10OGLBorderModeforYCRCBMask = true;
#if INTEL_NEEDS_WA_14019857787
p.EnableOOOreadsinRCPB = true;
p.EnableOOOreadsinRCPBMask = true;
#endif
}
#endif