fdo-mirrors/mesa
1
0
Fork 0
mirror of https://gitlab.freedesktop.org/mesa/mesa.git synced 2025-12-25 21:40:08 +01:00
Code Issues Projects Releases Packages Wiki Activity Actions

Revert "i965: Fix depth (array slices) computation for 1D_ARRAY render targets."

Browse source 
This reverts commit e6967270c7.

Chris Forbes pointed out that this is broken for texture views which
restrict the number of slices.  He committed a better fix which makes
this unnecessary.

Cc: "10.2" <mesa-stable@lists.freedesktop.org>
This commit is contained in:
Kenneth Graunke 2014-05-09 14:45:57 -07:00
parent a3e78bab7f
commit 155f98d49f
2 changed files with 0 additions and 5 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
src/mesa/drivers/dri/i965/gen7_wm_surface_state.c
View file

@ -461,8 +461,6 @@ gen7_update_renderbuffer_surface(struct brw_context *brw,
GLenum gl_target = rb->TexImage ?
rb->TexImage->TexObject->Target : GL_TEXTURE_2D;
if (gl_target == GL_TEXTURE_1D_ARRAY)
depth = MAX2(rb->Height, 1);
uint32_t surf_index =
brw->wm.prog_data->binding_table.render_target_start + unit;

3
src/mesa/drivers/dri/i965/gen8_surface_state.c
View file

@ -293,9 +293,6 @@ gen8_update_renderbuffer_surface(struct brw_context *brw,
GLenum gl_target =
rb->TexImage ? rb->TexImage->TexObject->Target : GL_TEXTURE_2D;
if (gl_target == GL_TEXTURE_1D_ARRAY)
depth = MAX2(rb->Height, 1);
uint32_t surf_index =
brw->wm.prog_data->binding_table.render_target_start + unit;