fdo-mirrors/mesa
1
0
Fork 0
mirror of https://gitlab.freedesktop.org/mesa/mesa.git synced 2026-01-04 00:30:11 +01:00
Code Issues Projects Releases Packages Wiki Activity Actions 1

nir/uub: remove vertex input handling

Browse source 
Unused since radv started lowering vertex inputs in NIR.

Reviewed-by: Rhys Perry <pendingchaos02@gmail.com>
Reviewed-by: Timur Kristóf <timur.kristof@gmail.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/37361>
This commit is contained in:
Georg Lehmann 2025-09-14 16:43:08 +02:00 • committed by Marge Bot
parent d029686e20
commit 112e160946
2 changed files with 0 additions and 55 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
src/compiler/nir/nir.h
View file

@ -6482,8 +6482,6 @@ typedef struct nir_unsigned_upper_bound_config {
unsigned max_workgroup_invocations;
unsigned max_workgroup_count[3];
unsigned max_workgroup_size[3];
uint32_t vertex_attrib_max[32];
} nir_unsigned_upper_bound_config;
uint32_t

53
src/compiler/nir/nir_range_analysis.c
View file

@ -1563,13 +1563,6 @@ search_phi_bcsel(nir_scalar scalar, nir_scalar *buf, unsigned buf_size, struct s
return 1;
}
static nir_variable *
lookup_input(nir_shader *shader, unsigned driver_location)
{
return nir_find_variable_with_driver_location(shader, nir_var_shader_in,
driver_location);
}
/* The config here should be generic enough to be correct on any HW. */
static const nir_unsigned_upper_bound_config default_ub_config = {
.min_subgroup_size = 1u,
@ -1587,41 +1580,6 @@ static const nir_unsigned_upper_bound_config default_ub_config = {
* small the OpenGL 4.2 minimum maximum is 1024.
*/
.max_workgroup_size = { UINT16_MAX, UINT16_MAX, UINT16_MAX },
.vertex_attrib_max = {
UINT32_MAX,
UINT32_MAX,
UINT32_MAX,
UINT32_MAX,
UINT32_MAX,
UINT32_MAX,
UINT32_MAX,
UINT32_MAX,
UINT32_MAX,
UINT32_MAX,
UINT32_MAX,
UINT32_MAX,
UINT32_MAX,
UINT32_MAX,
UINT32_MAX,
UINT32_MAX,
UINT32_MAX,
UINT32_MAX,
UINT32_MAX,
UINT32_MAX,
UINT32_MAX,
UINT32_MAX,
UINT32_MAX,
UINT32_MAX,
UINT32_MAX,
UINT32_MAX,
UINT32_MAX,
UINT32_MAX,
UINT32_MAX,
UINT32_MAX,
UINT32_MAX,
UINT32_MAX,
},
};
struct scalar_query {
@ -1736,17 +1694,6 @@ get_intrinsic_uub(struct analysis_state *state, struct scalar_query q, uint32_t
(*result)--;
break;
}
case nir_intrinsic_load_input: {
if (shader->info.stage == MESA_SHADER_VERTEX && nir_src_is_const(intrin->src[0])) {
nir_variable *var = lookup_input(shader, nir_intrinsic_base(intrin));
if (var) {
int loc = var->data.location - VERT_ATTRIB_GENERIC0;
if (loc >= 0)
*result = config->vertex_attrib_max[loc];
}
}
break;
}
case nir_intrinsic_reduce:
case nir_intrinsic_inclusive_scan:
case nir_intrinsic_exclusive_scan: {