fdo-mirrors/mesa
1
0
Fork 0
mirror of https://gitlab.freedesktop.org/mesa/mesa.git synced 2025-12-24 19:40:10 +01:00
Code Issues Projects Releases Packages Wiki Activity Actions 1

iris: CS stall for stream out -> VB

Browse source 
i965 doesn't do this, but I suspect it just stalls a lot and doesn't hit
this.  Fixes ext_transform_feedback-position render among others.
This commit is contained in:
Kenneth Graunke 2018-12-02 14:16:08 -08:00
parent c03fbb41aa
commit 1114f0c1ce
1 changed files with 13 additions and 6 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

19
src/gallium/drivers/iris/iris_state.c
View file

@ -4368,7 +4368,7 @@ iris_upload_dirty_render_state(struct iris_context *ice,
* So, we need to do a VF cache invalidate if the buffer for a VB
* slot slot changes [48:32] address bits from the previous time.
*/
bool need_invalidate = false;
unsigned flush_flags = 0;
for (unsigned i = 0; i < cso->num_buffers; i++) {
uint16_t high_bits = 0;
@ -4379,16 +4379,23 @@ iris_upload_dirty_render_state(struct iris_context *ice,
high_bits = res->bo->gtt_offset >> 32ull;
if (high_bits != ice->state.last_vbo_high_bits[i]) {
need_invalidate = true;
flush_flags |= PIPE_CONTROL_VF_CACHE_INVALIDATE;
ice->state.last_vbo_high_bits[i] = high_bits;
}
/* If the buffer was written to by streamout, we may need
* to stall so those writes land and become visible to the
* vertex fetcher.
*
* TODO: This may stall more than necessary.
*/
if (res->bind_history & PIPE_BIND_STREAM_OUTPUT)
flush_flags |= PIPE_CONTROL_CS_STALL;
}
}
if (need_invalidate) {
iris_emit_pipe_control_flush(batch,
PIPE_CONTROL_VF_CACHE_INVALIDATE);
}
if (flush_flags)
iris_emit_pipe_control_flush(batch, flush_flags);
iris_batch_emit(batch, cso->vertex_buffers, sizeof(uint32_t) *
(1 + vb_dwords * cso->num_buffers));