mirror of
https://gitlab.freedesktop.org/mesa/mesa.git
synced 2026-05-05 05:18:08 +02:00
i965/vec4: Initialize vec4_instruction::predicate and ::predicate_inverse.
Reviewed-by: Matt Turner <mattst88@gmail.com>
This commit is contained in:
parent
388b136e67
commit
0c902a8f78
1 changed files with 2 additions and 0 deletions
|
|
@ -43,6 +43,8 @@ vec4_instruction::vec4_instruction(enum opcode opcode, const dst_reg &dst,
|
|||
this->no_dd_check = false;
|
||||
this->writes_accumulator = false;
|
||||
this->conditional_mod = BRW_CONDITIONAL_NONE;
|
||||
this->predicate = BRW_PREDICATE_NONE;
|
||||
this->predicate_inverse = false;
|
||||
this->target = 0;
|
||||
this->regs_written = (dst.file == BAD_FILE ? 0 : 1);
|
||||
this->shadow_compare = false;
|
||||
|
|
|
|||
Loading…
Add table
Reference in a new issue