mirror of
https://gitlab.freedesktop.org/mesa/mesa.git
synced 2025-12-29 23:10:11 +01:00
intel/perf: fix how pipeline stats are stored
It matters only when counters are not ordered by offset. Signed-off-by: Marcin Ślusarz <marcin.slusarz@intel.com> Reviewed-by: Lionel Landwerlin <lionel.g.landwerlin@intel.com> Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/5788>
This commit is contained in:
parent
e7e6f70938
commit
03e8b3551c
1 changed files with 1 additions and 1 deletions
|
|
@ -625,7 +625,7 @@ snapshot_statistics_registers(struct gen_perf_context *ctx,
|
|||
|
||||
perf->vtbl.store_register_mem(ctx->ctx, obj->pipeline_stats.bo,
|
||||
counter->pipeline_stat.reg, 8,
|
||||
offset_in_bytes + i * sizeof(uint64_t));
|
||||
offset_in_bytes + counter->offset);
|
||||
}
|
||||
}
|
||||
|
||||
|
|
|
|||
Loading…
Add table
Reference in a new issue