fdo-mirrors/mesa
1
0
Fork 0
mirror of https://gitlab.freedesktop.org/mesa/mesa.git synced 2026-05-01 10:18:05 +02:00
Code Issues Projects Releases Packages Wiki Activity Actions 1

nir_to_tgsi: Make vec_to_movs avoid unsupported coalescing for 64-bit.

Browse source 
I had some workarounds in ALU op emits trying to fix up when we were asked
to store to unsupported channels when the ALU op had 64bit srcs (so only
vec2 supported) but a 32-bit dest with a >vec2 writemask.

Those workarounds had some bugs breaking 64-bit uniform initializer tests
on virgl, and also set up too wide of a writemask such that they triggered
assertion failures on nvc0.  We can avoid the need for those workarounds
at emit time by just having nir_lower_vec_to_movs not generate unsupported
writemasks in the first place.

Reviewed-by: Gert Wollny <gert.wollny@collabora.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/15934>
This commit is contained in:
Emma Anholt 2022-04-13 12:13:51 -07:00 • committed by Marge Bot
parent cfbdbbfcab
commit 02370e22f7
1 changed files with 49 additions and 39 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

88
src/gallium/auxiliary/nir/nir_to_tgsi.c
View file

@ -1449,25 +1449,18 @@ ntt_emit_alu(struct ntt_compile *c, nir_alu_instr *instr)
[nir_op_ldexp] = { TGSI_OPCODE_LDEXP, 0 },
};
/* TGSI's 64 bit compares storing to 32-bit are weird and write .xz instead
* of .xy. Store to a temp and move it to the real dst.
*/
bool tgsi_64bit_compare = src_64 && !dst_64 &&
(num_srcs == 2 ||
nir_op_infos[instr->op].output_type == nir_type_bool32) &&
(dst.WriteMask != TGSI_WRITEMASK_X);
/* TGSI 64bit-to-32-bit conversions only generate results in the .xy
* channels and will need to get fixed up.
*/
bool tgsi_64bit_downconvert = (src_64 && !dst_64 &&
num_srcs == 1 && !tgsi_64bit_compare &&
(dst.WriteMask & ~TGSI_WRITEMASK_XY));
struct ureg_dst real_dst = ureg_dst_undef();
if (tgsi_64bit_compare || tgsi_64bit_downconvert) {
real_dst = dst;
dst = ntt_temp(c);
if (src_64 && !dst_64) {
if (num_srcs == 2 || nir_op_infos[instr->op].output_type == nir_type_bool32) {
/* TGSI's 64 bit compares storing to 32-bit are weird and write .xz instead
* of .xy.
*/
assert(!(dst.WriteMask & TGSI_WRITEMASK_YW));
} else {
/* TGSI 64bit-to-32-bit conversions only generate results in the .xy
* channels and will need to get fixed up.
*/
assert(!(dst.WriteMask & TGSI_WRITEMASK_ZW));
}
}
bool table_op64 = src_64;
@ -1726,25 +1719,6 @@ ntt_emit_alu(struct ntt_compile *c, nir_alu_instr *instr)
}
}
/* 64-bit op fixup movs */
if (!ureg_dst_is_undef(real_dst)) {
if (tgsi_64bit_compare) {
ntt_MOV(c, real_dst,
ureg_swizzle(ureg_src(dst), 0, 2, 0, 2));
} else {
assert(tgsi_64bit_downconvert);
uint8_t swizzle[] = {0, 0, 0, 0};
uint32_t second_bit = real_dst.WriteMask & ~(1 << (ffs(real_dst.WriteMask) - 1));
if (second_bit)
swizzle[ffs(second_bit) - 1] = 1;
ntt_MOV(c, real_dst, ureg_swizzle(ureg_src(dst),
swizzle[0],
swizzle[1],
swizzle[2],
swizzle[3]));
}
}
c->precise = false;
}
@ -3711,6 +3685,42 @@ nir_to_tgsi(struct nir_shader *s,
return nir_to_tgsi_options(s, screen, &default_ntt_options);
}
/* Prevent lower_vec_to_mov from coalescing 64-to-32 conversions and comparisons
* into unsupported channels of registers.
*/
static bool
ntt_vec_to_mov_writemask_cb(const nir_instr *instr, unsigned writemask, UNUSED const void *_data)
{
if (instr->type != nir_instr_type_alu)
return false;
nir_alu_instr *alu = nir_instr_as_alu(instr);
int dst_32 = nir_dest_bit_size(alu->dest.dest) == 32;
int src_64 = nir_src_bit_size(alu->src[0].src) == 64;
if (src_64 && dst_32) {
int num_srcs = nir_op_infos[alu->op].num_inputs;
if (num_srcs == 2 || nir_op_infos[alu->op].output_type == nir_type_bool32) {
/* TGSI's 64 bit compares storing to 32-bit are weird and write .xz
* instead of .xy. Just support scalar compares storing to .x,
* GLSL-to-TGSI only ever emitted scalar ops anyway.
*/
if (writemask != TGSI_WRITEMASK_X)
return false;
} else {
/* TGSI's 64-to-32-bit conversions can only store to .xy (since a TGSI
* register can only store a dvec2). Don't try to coalesce to write to
* .zw.
*/
if (writemask & ~(TGSI_WRITEMASK_XY))
return false;
}
}
return true;
}
/**
* Translates the NIR shader to TGSI.
*
@ -3811,7 +3821,7 @@ const void *nir_to_tgsi_options(struct nir_shader *s,
NIR_PASS_V(s, nir_lower_to_source_mods, source_mods);
NIR_PASS_V(s, nir_convert_from_ssa, true);
NIR_PASS_V(s, nir_lower_vec_to_movs, NULL, NULL);
NIR_PASS_V(s, nir_lower_vec_to_movs, ntt_vec_to_mov_writemask_cb, NULL);
/* locals_to_regs will leave dead derefs that are good to clean up. */
NIR_PASS_V(s, nir_lower_locals_to_regs);