2013-10-22 17:51:28 -07:00
|
|
|
/*
|
|
|
|
|
* Copyright © 2013 Intel Corporation
|
|
|
|
|
*
|
|
|
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
|
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
|
|
|
* to deal in the Software without restriction, including without limitation
|
|
|
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
|
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
|
|
|
|
* Software is furnished to do so, subject to the following conditions:
|
|
|
|
|
*
|
|
|
|
|
* The above copyright notice and this permission notice (including the next
|
|
|
|
|
* paragraph) shall be included in all copies or substantial portions of the
|
|
|
|
|
* Software.
|
|
|
|
|
*
|
|
|
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
|
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
|
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
|
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
|
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
|
|
|
|
|
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
|
|
|
|
|
* IN THE SOFTWARE.
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
#include "brw_cfg.h"
|
|
|
|
|
|
2015-07-27 19:20:50 +03:00
|
|
|
using namespace brw;
|
|
|
|
|
|
2015-10-02 20:30:41 -07:00
|
|
|
/** @file brw_predicated_break.cpp
|
2013-10-22 17:51:28 -07:00
|
|
|
*
|
|
|
|
|
* Loops are often structured as
|
|
|
|
|
*
|
|
|
|
|
* loop:
|
|
|
|
|
* CMP.f0
|
|
|
|
|
* (+f0) IF
|
|
|
|
|
* BREAK
|
|
|
|
|
* ENDIF
|
|
|
|
|
* ...
|
|
|
|
|
* WHILE loop
|
|
|
|
|
*
|
|
|
|
|
* This peephole pass removes the IF and ENDIF instructions and predicates the
|
|
|
|
|
* BREAK, dropping two instructions from the loop body.
|
2014-09-04 13:25:15 -07:00
|
|
|
*
|
|
|
|
|
* If the loop was a DO { ... } WHILE loop, it looks like
|
|
|
|
|
*
|
|
|
|
|
* loop:
|
|
|
|
|
* ...
|
|
|
|
|
* CMP.f0
|
|
|
|
|
* (+f0) IF
|
|
|
|
|
* BREAK
|
|
|
|
|
* ENDIF
|
|
|
|
|
* WHILE loop
|
|
|
|
|
*
|
|
|
|
|
* and we can remove the BREAK instruction and predicate the WHILE.
|
2013-10-22 17:51:28 -07:00
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
bool
|
2015-10-02 20:30:41 -07:00
|
|
|
opt_predicated_break(backend_shader *s)
|
2013-10-22 17:51:28 -07:00
|
|
|
{
|
|
|
|
|
bool progress = false;
|
|
|
|
|
|
2015-10-02 20:30:41 -07:00
|
|
|
foreach_block (block, s->cfg) {
|
2014-09-02 10:08:24 -07:00
|
|
|
if (block->start_ip != block->end_ip)
|
|
|
|
|
continue;
|
|
|
|
|
|
2013-10-22 17:51:28 -07:00
|
|
|
/* BREAK and CONTINUE instructions, by definition, can only be found at
|
|
|
|
|
* the ends of basic blocks.
|
|
|
|
|
*/
|
2015-10-02 20:23:35 -07:00
|
|
|
backend_instruction *jump_inst = block->end();
|
2014-07-17 11:14:02 -07:00
|
|
|
if (jump_inst->opcode != BRW_OPCODE_BREAK &&
|
|
|
|
|
jump_inst->opcode != BRW_OPCODE_CONTINUE)
|
2013-10-22 17:51:28 -07:00
|
|
|
continue;
|
|
|
|
|
|
2015-10-02 20:23:35 -07:00
|
|
|
backend_instruction *if_inst = block->prev()->end();
|
2013-10-22 17:51:28 -07:00
|
|
|
if (if_inst->opcode != BRW_OPCODE_IF)
|
|
|
|
|
continue;
|
|
|
|
|
|
2015-10-02 20:23:35 -07:00
|
|
|
backend_instruction *endif_inst = block->next()->start();
|
2013-10-22 17:51:28 -07:00
|
|
|
if (endif_inst->opcode != BRW_OPCODE_ENDIF)
|
|
|
|
|
continue;
|
|
|
|
|
|
2014-07-17 10:50:31 -07:00
|
|
|
bblock_t *jump_block = block;
|
2014-09-02 21:07:51 -07:00
|
|
|
bblock_t *if_block = jump_block->prev();
|
|
|
|
|
bblock_t *endif_block = jump_block->next();
|
2014-07-17 10:50:31 -07:00
|
|
|
|
2015-10-02 20:18:34 -07:00
|
|
|
jump_inst->predicate = if_inst->predicate;
|
|
|
|
|
jump_inst->predicate_inverse = if_inst->predicate_inverse;
|
2013-10-22 17:51:28 -07:00
|
|
|
|
2014-07-17 10:50:31 -07:00
|
|
|
bblock_t *earlier_block = if_block;
|
|
|
|
|
if (if_block->start_ip == if_block->end_ip) {
|
2014-09-02 21:07:51 -07:00
|
|
|
earlier_block = if_block->prev();
|
2014-07-17 10:50:31 -07:00
|
|
|
}
|
|
|
|
|
|
|
|
|
|
if_inst->remove(if_block);
|
2014-08-31 11:07:58 -07:00
|
|
|
|
|
|
|
|
bblock_t *later_block = endif_block;
|
|
|
|
|
if (endif_block->start_ip == endif_block->end_ip) {
|
2014-09-02 21:07:51 -07:00
|
|
|
later_block = endif_block->next();
|
2014-08-31 11:07:58 -07:00
|
|
|
}
|
2014-07-17 10:50:31 -07:00
|
|
|
endif_inst->remove(endif_block);
|
|
|
|
|
|
2014-11-05 15:23:05 -08:00
|
|
|
if (!earlier_block->ends_with_control_flow()) {
|
|
|
|
|
earlier_block->children.make_empty();
|
2015-10-02 20:30:41 -07:00
|
|
|
earlier_block->add_successor(s->cfg->mem_ctx, jump_block);
|
2014-11-05 15:23:05 -08:00
|
|
|
}
|
2014-07-17 10:50:31 -07:00
|
|
|
|
2014-11-05 15:23:05 -08:00
|
|
|
if (!later_block->starts_with_control_flow()) {
|
|
|
|
|
later_block->parents.make_empty();
|
|
|
|
|
}
|
2015-10-02 20:30:41 -07:00
|
|
|
jump_block->add_successor(s->cfg->mem_ctx, later_block);
|
2014-07-17 10:50:31 -07:00
|
|
|
|
|
|
|
|
if (earlier_block->can_combine_with(jump_block)) {
|
|
|
|
|
earlier_block->combine_with(jump_block);
|
|
|
|
|
|
|
|
|
|
block = earlier_block;
|
|
|
|
|
}
|
2013-10-22 17:51:28 -07:00
|
|
|
|
2014-09-04 13:25:15 -07:00
|
|
|
/* Now look at the first instruction of the block following the BREAK. If
|
|
|
|
|
* it's a WHILE, we can delete the break, predicate the WHILE, and join
|
|
|
|
|
* the two basic blocks.
|
|
|
|
|
*/
|
|
|
|
|
bblock_t *while_block = earlier_block->next();
|
2015-10-02 20:23:35 -07:00
|
|
|
backend_instruction *while_inst = while_block->start();
|
2014-09-04 13:25:15 -07:00
|
|
|
|
|
|
|
|
if (jump_inst->opcode == BRW_OPCODE_BREAK &&
|
|
|
|
|
while_inst->opcode == BRW_OPCODE_WHILE &&
|
|
|
|
|
while_inst->predicate == BRW_PREDICATE_NONE) {
|
|
|
|
|
jump_inst->remove(earlier_block);
|
|
|
|
|
while_inst->predicate = jump_inst->predicate;
|
|
|
|
|
while_inst->predicate_inverse = !jump_inst->predicate_inverse;
|
|
|
|
|
|
|
|
|
|
earlier_block->children.make_empty();
|
2015-10-02 20:30:41 -07:00
|
|
|
earlier_block->add_successor(s->cfg->mem_ctx, while_block);
|
2014-09-04 13:25:15 -07:00
|
|
|
|
|
|
|
|
assert(earlier_block->can_combine_with(while_block));
|
|
|
|
|
earlier_block->combine_with(while_block);
|
|
|
|
|
|
|
|
|
|
earlier_block->next()->parents.make_empty();
|
2015-10-02 20:30:41 -07:00
|
|
|
earlier_block->add_successor(s->cfg->mem_ctx, earlier_block->next());
|
2014-09-04 13:25:15 -07:00
|
|
|
}
|
|
|
|
|
|
2013-10-22 17:51:28 -07:00
|
|
|
progress = true;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
if (progress)
|
2015-10-02 20:30:41 -07:00
|
|
|
s->invalidate_live_intervals();
|
2013-10-22 17:51:28 -07:00
|
|
|
|
|
|
|
|
return progress;
|
|
|
|
|
}
|