fdo-mirrors/mesa-drm
1
0
Fork 0
mirror of https://gitlab.freedesktop.org/mesa/drm.git synced 2026-05-06 04:48:22 +02:00
Code Issues Projects Releases Packages Wiki Activity Actions

i915: Use HW status page DWORD 16 instead of 5 for fence sequence.

Browse source 
The first 16 DWORDs are reserved, number 5 for ring buffer 1 head in particular.
This commit is contained in:
Michel Dänzer 2007-05-03 12:21:57 +02:00
parent b04896ca96
commit e266adcd1b
2 changed files with 2 additions and 2 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
shared-core/i915_dma.c
View file

@ -451,7 +451,7 @@ void i915_emit_breadcrumb(drm_device_t *dev)
BEGIN_RING(&dev_priv->ring, 4);
OUT_RING(CMD_STORE_DWORD_IDX);
OUT_RING(20);
OUT_RING(16 << 2);
OUT_RING(dev_priv->counter);
OUT_RING(0);
ADVANCE_RING();

2
shared-core/i915_drv.h
View file

@ -426,6 +426,6 @@ extern int i915_wait_ring(drm_i915_private_t *dev_priv, drm_i915_ring_buffer_t
#define CMD_OP_BIN_CONTROL ((0x3<<29)|(0x1d<<24)|(0x84<<16)|4)
#define CMD_OP_DESTBUFFER_INFO ((0x3<<29)|(0x1d<<24)|(0x8e<<16)|1)
#define READ_BREADCRUMB(dev_priv) (((volatile u32*)(dev_priv->hw_status_page))[5])
#define READ_BREADCRUMB(dev_priv) (((volatile u32*)(dev_priv->hw_status_page))[16])
#define READ_HWSP(dev_priv, reg) (((volatile u32*)(dev_priv->hw_status_page))[reg])
#endif