mirror of
https://gitlab.freedesktop.org/mesa/drm.git
synced 2026-05-05 13:38:04 +02:00
intel: Only align Y-tiling pitch to the Y tile width.
Fixes piglit depth-tex-modes on gen4.
This commit is contained in:
parent
3e21e3ba00
commit
1d4d1e6b13
1 changed files with 6 additions and 1 deletions
|
|
@ -254,12 +254,17 @@ static unsigned long
|
|||
drm_intel_gem_bo_tile_pitch(drm_intel_bufmgr_gem *bufmgr_gem,
|
||||
unsigned long pitch, uint32_t tiling_mode)
|
||||
{
|
||||
unsigned long tile_width = 512;
|
||||
unsigned long tile_width;
|
||||
unsigned long i;
|
||||
|
||||
if (tiling_mode == I915_TILING_NONE)
|
||||
return pitch;
|
||||
|
||||
if (tiling_mode == I915_TILING_X)
|
||||
tile_width = 512;
|
||||
else
|
||||
tile_width = 128;
|
||||
|
||||
/* 965 is flexible */
|
||||
if (bufmgr_gem->gen >= 4)
|
||||
return ROUND_UP_TO(pitch, tile_width);
|
||||
|
|
|
|||
Loading…
Add table
Reference in a new issue